View PMB2220_183425.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

PMB 2220
Version 2.2 1 Overview
Combined with a PLL (i.e. PMB 2306 or PMB 2307) and a power amplifier, the PMB 2220 device performs a complete DECT transmitter. Additionally, the phase locked loop can be switched to receive mode and be used as a local oscillator for the receive mixer. P-SSOP-20-1 1.1 Features
* Either single VCO operation (for receive and transmit) or dual VCO operation (VCO1 for receive and VCO2 for transmit) possible * 64/65- prescaler on chip * Frequency doubler for receive and transmit mode with balanced driver outputs * Supply voltage regulator (with external pnp-transistor) for the two VCOs * Power down for the inactive VCO * Current reference output for PLL charge pump to get constant lock-in time * Wide power supply range 3.0 ... 5.5 V, for 3 cell supply without external regulator
Type PMB 2220
Ordering Code Q67000-A6079
Package P-SSOP-20-1
Semiconductor Group
1
08.95
PMB 2220
Overview 1.2 Pin Configuration (top view)
P-SSOP-20-1
Semiconductor Group
2
PMB 2220
Overview 1.3 Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Pin Definitions and Functions Symbol MOD GND1 Function Prescaler modulus control input (divider ratio 1:64 or 1:65) Supply voltage 1 (prescaler) Test input for prescaler Frequency doubler signal output Inverted frequency doubler signal output Supply voltage 2 (bandgap and frequency doubler) Control input for VCO power down System power down control input Reference voltage for IREF-current generation with external resistor to ground Base current for external supply voltage regulating pnp-transistor Supply voltage 3 (regulated for VCO1 and VCO2) Base input of oscillator 2 Emitter input of oscillator 2 Emitter input of oscillator 1 Base input of oscillator 1 Reference current for PLL charge pump Prescaler output
VCC1
PSRUN PA PAX
VCC2
GND2 TXON TXLOFF
VREF IREG VCC3
LOB2 LOE2 LOE1 LOB1 GND3
IREF
FI
Semiconductor Group
3
PMB 2220
Overview
Figure 1 Block Diagram
Semiconductor Group 4
PMB 2220
Circuit Description 2 Circuit Description
VCO1, VCO2 The signal TXON determines which one of the VCOs is active: Receive mode VCO1 with TXON logic LOW, transmit mode VCO2 with TXON logic HIGH. The other VCO is powered down. Both VCOs are emitter coupled configurations (pins LOB1, LOE1 and LOB2, LOE2) with an external dielectric resonator connected to ground and a tuning diode in parallel. During the transmit timeslots the modulation can be done at the anode, the PLL loop being open. The VCOs generate differential signals. Those of the active VCO are coupled to the prescaler and the doubler via an isolation amplifier. Supply Voltage Regulator for the VCOs With an external pnp-transistor the supply voltage of both VCOs is stabilized to 2.7 V in the specified general supply voltage range. This allows for a minimal frequency drift in spite of a ripple on the chip supply voltage. The emitter of the external transistor must be connected to VCC2. Phase Shifter, Frequency Doubler Frequency doubling of the active differential VCO signal is performed by multiplying the signal with its quadrature component. PD Charge Pump Reference Pin IREF functions as a current source for use in the charge pump of the PLL. The current is set by connecting pin VREF (reference voltage) by a resistor to ground. This external resistor allows for a much smaller tolerance than would be feasible with an on-chip resistor. Prescaler The prescaler divides the signal frequency of the active VCO by a ratio of 1:64 (MOD high) or 1:65 (MOD low) and outputs it on pin FI. The MOD input is TTL/CMOS compatible. The output is compatible to the CMOS frequency synthesizer family PMB 2306 / PMB 2307, with a minimum logic swing of 0.5 Vpp. The supply VCC1 is used to feed the prescaler. Due to the internal interface VCC1 must be connected to VCC2.
Semiconductor Group
5
PMB 2220
Circuit Description Summary of Function Modes Power Down Operation The following table shows the relation between the logic level of the inputs TXLOFF and TXON and the status of the different function blocks. The "power down code" lists the logic levels of the inputs in the order TXLOFF, TXON. L = logic LOW, H = logic HIGH off: function block in power down mode or stand by on: function block in normal operation Function Blocks L, x Bandgap ref., power down dec., charge pump ref., voltage regulator Prescaler VCO1 (Rx) VCO2 (Tx) Delay, doubler Prescaler Divider Ratio The table shows the relation between the logic level of the input MOD and the prescaler divider ratio. Logic Level of MOD HIGH LOW Prescaler Divide Ratio 1:64 1:65 off Power Down Code (TXLOFF, TXON) H, L on H, H on
off off off off
on on off on
on off on on
Semiconductor Group
6
PMB 2220
Circuit Description
Figure 2 Supply Voltage Partitioning
Semiconductor Group 7
PMB 2220
Circuit Description
Figure 3 Input/Output Circuits Part 1
Semiconductor Group 8
PMB 2220
Circuit Description
Figure 4 Input/Output Circuits Part 2
Semiconductor Group 9
PMB 2220
Electrical Characteristics 3 3.1 Electrical Characteristics Absolute Maximum Ratings
TA = - 10 C to + 55 C
Parameter Supply voltage Symbol Limit Values min. max. +7 +1 V V k + 125 - 65 + 150 C C note 1) note 2) - 0.5 -1 1.3 Unit Remarks
VCC1,2,(3) Differential input voltage (pins LOB1 Vdiff
to LOE1 and LOB2 to LOE2) Resistance between pin VREF and GND Junction temperature Storage temperature
1) 2)
RVREF Tj TS
Corresponds to a current IREF of about 700 A. The thermal resistance Rth (junction to ambient) of the P-SSOP-20 package is about xxxx K/W.
Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit. 3.2 Operational Range Symbol Limit Values min. Supply voltage max. 5.5 V 3.0 Unit Remarks Parameter
VCC
VCC = VCC1 = VCC2
note 1)
Resistance between pin VREF and GND Voltage at pin IREF
RVREF VIREF
2.6 GND
k
VCC - 1.5 V
VCC = VCC1 = VCC2
Input-/Oscillation frequency
1)
fVCO
800
1000
MHz
Corresponds to a current IREF of about 360 A.
Note: In the operating range the functions given in the circuit description are fulfilled.
Semiconductor Group
10
PMB 2220
Electrical Characteristics 3.3 AC / DC Characteristics
Supply voltage VCC = 3.0 ... 5.5 V Ambient temperature TA = - 10 ... + 55 C
Parameter Supply Currents Supply current during standby (TXLOFF = LOW) Symbol Limit Values min. typ. max. 50 50 70 50 2.7 13.8 7.7 3.5 4.5 3.0 14.9 8.4 3.5 2.0 GND 4.9 3.6 17 10 5.5 4 18 11 6 5.5 0.4 200 20 2.0 GND - 20 - 100 5.5 0.8 A A A A mA mA mA mA mA mA mA mA V V A A V V A A 1 1 1 1 1 1 1 1 Unit Test Test Conditions Circuit
IVCC1 IVCC2 IVCC3 IPA/PAX
1 1 1 1 1 1 1 1 1 1 1
TA = 25 C; VCC1 = 3.0 V VCC2 = 3.0 V
Supply current (TXLOFF = HIGH)
IVCC1 IVCC2 IVCC3 IPA/PAX
TA = 25 C; VCC1 = 3.0 V VCC2 = 3.0 V VCC3 = 3.0 V TA = 25 C; VCC1 = 5.5 V VCC2 = 5.5 V VCC3 = 5.5 V
Supply current (TXLOFF = HIGH)
IVCC1 IVCC2 IVCC3 IPA/PAX
Control Inputs TXLOFF, MD, TXON TXLOFF voltage HIGH TXLOFF voltage LOW TXLOFF input current HIGH TXLOFF input current LOW
VTXLOFFH VTXLOFFL ITXLOFFH ITXLOFFL
TXON voltage HIGH VTXONH TXON voltage LOW VTXONL TXON input current HIGH TXON input current LOW
ITXONH ITXONL
Semiconductor Group
11
PMB 2220
Electrical Characteristics 3.3 AC / DC Characteristics (cont'd)
Supply voltage VCC = 3.0 ... 5.5 V Ambient temperature TA = - 10 ... + 55 C
Parameter Symbol Limit Values min. Current Source VREF, IREF Current IREF Tolerance due to Production Tolerance due to Temperature Sensitivity of IREF with respect to supply m typ. 100 - 10 -5 2.5 + 10 -5 4 max. A % % A/V Unit Test Test Conditions Circuit
IIREF0
1 1 1 1
RVREF = 8.7 k, pin IREF and GND
VCO (with Fixed Resonator and External Circuitry see Test Circuit 2) Oscillator frequency fVCO tuning range Rx-lower limit Rx-upper limit Tx-lower limit Tx-upper limit Power supply ripple rejection Supply voltage dependence of oscillator frequency note 2) Supply voltage dependence of oscillator frequency note 2)
1) Trapezoidal 2) Assuming
2 879 901 934 956 - 45 - 35 300 MHz MHz MHz MHz dB kHz/V 2 2 2 2 2 2
VT = 0.5 ... 2.5 V
with fixed resonator
fVCO - Rxmin fVCO - Rxmax fVCO - Txmin fVCO - Txmax Ar
fVCO/ VCC3
note 1) 1
fVCO/ VCC2
20
kHz/V
2
1
Note: VCC = VCC1 or VCC2
ripple with 200 mV amplitude, 10 s rise/fall time, 900 s cycle time, 50 % duty cycle. 200 mV ripple on VCC2 the overall frequency deviation should be less than 10 kHz. fVCO 10 kHz (typ)
Semiconductor Group
12
PMB 2220
Electrical Characteristics 3.3 AC / DC Characteristics (cont'd)
Supply voltage VCC = 3.0 ... 5.5 V Ambient temperature TA = - 10 ... + 55 C
Parameter Sideband noise after frequency doubling measured at PA/PAX Signal Output PA / PAX Output resistance Symbol Limit Values min. typ. - 80 - 110 - 125 - 135 max. - 75 - 105 - 115 - 131 dBc/Hz dBc/Hz dBc/Hz dBc/Hz Unit Test Test Conditions Circuit 2 2 2 2 at 50 kHz offset at 1.2 MHz offset at 3.0 MHz offset at 4.7 MHz offset differential output (fPA/X = 1900 MHz) in parallel to RPA/X (fPA/X = 1900 MHz) 1
RPA/X
150
Output capacitance
CPA/X
640
fF
Output level
PPA/X
-7
-5
-3
dBm
RQ = 200 TA = 25 C; VCC2 = 3.0 V RQ = 200
Supply voltage dependence of output level Temperature dependence of output level Suppression of fundamental
PPA/X/ VCC2 PPA/X / TA
+ 0.2
dBm/V
1
- 0.02
dBm/K
1
RQ = 200
Af
- 25
- 15
dB
1
Semiconductor Group
13
PMB 2220
Electrical Characteristics 3.3 AC / DC Characteristics (cont'd)
Supply voltage VCC = 3.0 ... 5.5 V Ambient temperature TA = - 10 ... + 55 C
Parameter Symbol Limit Values min. Output FI and Input MOD Output logic swing MOD voltage High MOD voltage Low MOD input current High MOD input current Low MOD setup time (diagram 1) typ. max. Vpp 5.5 0.8 50 - 100 29 V V A A ns Unit Test Test Conditions Circuit
VFI VMODH VMODL IMODH IMODL tset
0.5 2.0 GND
1 1 1 1 1 1
CL 8 pF
Note: The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at TA = 25 C and the given supply voltage.
Semiconductor Group
14
PMB 2220
Electrical Characteristics
Figure 5 Diagram 1
Semiconductor Group
15
PMB 2220
Electrical Characteristics
Figure 6 Test Circuit 1 Test Circuit 2 The test circuit 2 given in this section is used to verify the system performance of the synthesizer consisting of the PMB 2220 and the PMB 2306 or PMB 2307. The aim is to give a common test circuit as well as its layout as a reference for the DECT related system performance measurements.
Semiconductor Group 16
PMB 2220
Electrical Characteristics
Figure 7 Test Circuit 2: Circuit Diagram
Semiconductor Group 17
PMB 2220
Electrical Characteristics Bill of Materials Project Name: SCH\PMB_2220 Time & date: 16:49 Sep. 27, 1994
# 1 2 3 1 2 1 10 3 2 1 1 2 1 1 2 1 1 2 1 2 1 1 1 1 2 2 9 1 1 2 1 1 1 Device C C C C C C C C C C C C C C C RES RES COIL DIODE DIODE CON IC IC JUMPER HEADER 2 R R R R R R R R BJT Value 2.2 nF* 2.2 pF 2.7 pF 3.3 pF 3.9 pF 10 nF* 10 pF 22 pF 270 pF 470 pF 1 nF 100 nF* 820 pF 100 nF* 5.6 nF 1150 MHz 1200 MHz 68 H 1N4007 BBY 51 ANT SMA-WBU PMB 2306 PMB 2220 Package Type 0603RC 0603RC 0603RC 0603RC 0603RC 0603RC 0603RC 0603RC 0603RC 0603RC 0805RC 0805RC 0805RC 1206RC 1210RC CER-RES CER-RES 1210RC MELF SOT-23 SO-14 SSOP-20 Refdes C102 C109, C110 C107, C108, C117 C111 C106, C116 C104 C120, C123, C124, C125, C126, C127 C128, C130, C131, C134 C112, C121, C122 C101, C103 C115 C129 C118, C119 C105 C100 C132, C133 RXRES TXRES L101, L102 D103 D101, D102 BU1 IC101 IC102 JP1 R106, R107 R102, R103 R104, R105, R110, R111, R112, R113, R115, R116, R117 R101 R108 R1, R2 R118 R109 T101
22 k 330 3.9 k 8.2 k 9.1 K 10 k 0 10 k BCW 67A
0603RC 0603RC 0603RC 0603RC 0603RC 0805RC 1206RC 1206RC SOT-23
Semiconductor Group
18
PMB 2220
Electrical Characteristics
Figure 8 Test Circuit 2: Top Layer
Semiconductor Group 19
PMB 2220
Electrical Characteristics
Figure 9 Test Circuit 2: Bottom Layer
Semiconductor Group 20
PMB 2220
Electrical Characteristics
Figure 10 Test Circuit 2: Drill Layer
Semiconductor Group 21
PMB 2220
Electrical Characteristics
Figure 11 Test Circuit 2: Assembly Diagram
Semiconductor Group 22
PMB 2220
Package Outlines 4 Package Outlines P-SSOP-20-1 (Plastic Shrink Small Outline Package)
Sorts of Packing Package outlines for tubes, trays etc. are contained in our Data Book "Package Information". SMD = Surface Mounted Device Semiconductor Group 23
Dimensions in mm
GPS05387

▲Up To Search▲

Price & Availability of PMB2220

	To Download PMB2220 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .